We present a new software system architecture for the implementation of hard real-time applications. The core of the system is a microkernel whose reactivity (interrupt handling as in synchronous reactive programs) and proactivity (task scheduling as in traditional RTOSs) are fully programmable. The microkernel, which we implemented on a Strong-ARM processor, consists of two interacting domain-specific virtual machines, a reactive E (Embedded) machine and a proactive S (Scheduling) machine. The microkernel code (or microcode) that runs on the microkernel is partitioned into E and S code. E code manages the interaction of the system with the physical environment: the execution of E code is triggered by environment interrupts, which signal external events such as the arrival of a message or sensor value, and it releases application tasks to the S machine. S code manages the interaction of the system with the processor: the execution of S code is triggered by hardware interrupts, which signal internal events such as the completion of a task or time slice, and it dispatches application tasks to the CPU, possibly preempting a running task. This partition of the system orthogonalizes the two main concerns of real-time implementations: E code refers to environment time and thus defines the reactivity of the system in a hardware-and scheduler-independent fashion; S code refers to CPU time and defines a system scheduler. If both time lines can be reconciled, then the code is called time safe; violations of time safety are handled again in a programmable way, by run-time exceptions. The separation of E from S code permits the independent programming, verification, optimization, composition, dynamic adaptation, and reuse of both reaction and scheduling mechanisms. Our measurements show that the system overhead is very acceptable even for large sets of task, generally in the 0.2-0.3% range. *
INTRODUCTION
In [9] , we advocated the E (Embedded) machine as a portable target for compiling hard real-time code, and introduced, in [11] , the S (Scheduling) machine as a universal target for generating schedules according to arbitrary and possibly non-trivial strategies such as nonpreemptive and multiprocessor scheduling. In this paper, we show that the E machine together with the S machine, form a programmable, low-overhead microkernel for real-time systems. We implemented the microkernel on a StrongARM SA-1110 processor and measured the system overhead to lie in the 0.2-0.3% range. The implementation has a very small footprint, namely, 8kB.
The E machine is woken up by external interrupts caused by environment events, such as the arrival of a message on a channel, or the arrival of a new value at a sensor. Once awake, the E machine follows E code instructions to do three things: first, it may run some drivers for managing sensors, actuators, networking, and other devices; second, it may release some application software tasks for execution; third, it may update the trigger queue, which contains pairs of the form (e, a) indicating that the future environment event e will cause an interrupt that wakes up the E machine with its program counter set to the E code address a. Then, the E machine goes back to sleep and relinquishes control of the CPU to the S machine. The S machine is woken up by the E machine, or by internal interrupts caused by processor events, such as the completion of an application task, or the expiration of a time slice. Once awake, the S machine follows S code instructions to do three things: first, it takes care of processor and memory management, such as context switching; second, it dispatches a single task to the CPU, which may be either an application software task or a special idle task; third, it specifies pairs of the form (i, a) indicating that the future processor event i will cause an interrupt that wakes up the S machine with its program counter set to the S code address a.
The E and S architecture partitions the microkernel code, or simply microcode, into two categories: E code supervises the "logical" execution of application tasks relative to environment events; S code supervises the "physical" execution of application tasks on the given resources. At any time, E code may release several tasks, but if there is only a single CPU, then S code can dispatch at most one released task at a time. In other words, E code specifies the reactivity of an embedded system independent of the hardware resources and the task scheduler, and S code implements a particular scheduler. The scheduler implemented in S code is fully programmable; it may be static or dynamic, preemptive or nonpreemptive. Together, the E and S machines form a programmable microkernel for the execution of hard real-time tasks.
There are several benefits this architecture offers over traditional real-time operating systems.
Real-time predictability of the application behavior. Since E code specifies the reactivity and timing of the system independent of the hardware and scheduler, a change in hardware or scheduler does not affect the real-time behavior of the application. This is especially important in control applications, where both slow-downs and speed-ups may lead to instabilities. By contrast, in a traditional RTOS, the realtime behavior of an application depends on the scheduling scheme, the processor performance, and the system load, which makes both code validation and reuse very difficult. In our setting, timing predictability depends, of course, on the fact that the S code meets the timing requirements specified by the E code. Given worst-case execution times of the application code, this can be checked either statically, by scheduling analysis [10] , or at run-time. In the latter case, E code run-time exceptions may be used to handle socalled "time-safety" violations (i.e., missed deadlines) in an explicit, programmable way [9] .
Composability of real-time applications. Suppose we want to put two software components, each consisting of E, S, and application code, on the same hardware. In a traditional RTOS, the combined real-time behavior of both components may differ significantly from their individual behaviors if run in isolation. Not so in our setting, where the E code of both components is always composable, because its execution is synchronous [6] , that is, E instructions are executed in "logical zero time" with interrupts turned off. However, the S code of both components constitutes two threads that may or may not be composable: if there is a single CPU, then both S threads are composable provided whenever one thread dispatches an application task, the other thread dispatches the idle task. Composability can, again, be checked either statically or at run-time. In the latter case, a socalled "time-share" violation occurs whenever two S threads attempt to simultaneously control the CPU. Now, S code (rather than E code) run-time exceptions may be used to handle these situations in an explicit, programmable way. This concept can be generalized to multiprocessor hardware, which executes several threads of S code in parallel.
Dynamic adaptation of real-time code. As both E and S code are interpreted, we can dynamically optimize, patch, and upgrade them. A dynamic change in E code modifies the reactivity of a system and can be used, for example, to switch between different modes or contingencies of an embedded controller [9] . Similarly, a dynamic change in S code can be used to optimize or adapt the scheduling scheme without bringing down the system. This permits, in particular, adjustments in the event of hardware failures and thus provides a basis for achieving fault-tolerance without compromising the platform-independent reactivity specification -the E code-of a real-time application.
The real-time microkernel architecture we introduce here provides programmable timing and scheduling services. In this sense, our work relates to other work on microkernels, which typically provide basic thread and interprocess communication services [16, 1, 19, 2] . System services implemented on top of a microkernel have already been shown to perform well, e.g., in [7] . We demonstrate here that high performance is also possible using an even more flexible, programmable microkernel.
The paper is organized as follows. In Section 2, we briefly review the E machine. In Section 3, we introduce the complementary S machine, in Section 4, we define the combined E and S machines, and in Section 5, we present some of the benefits of this way of architecting a real-time kernel. Section 6 describes our implementation of the programmable microkernel on the StrongARM, and Section 7 evaluates our overhead measurements for many different scenarios. The final Section 8 presents related works.
THE EMBEDDED MACHINE
This section is a summary of the E Machine presented in [9] . The E machine is a mediator between physical processes and application software processes: it executes E code, which is system-level machine code that supervises the execution of software processes in relation to physical events. The E machine has two input and two output interfaces. The physical processes communicate information to the E machine through environment ports, such as clocks and sensors. The application software processes, called tasks, communicate information through task ports to the E machine. The E machine communicates information to the physical processes and to the tasks by calling system processes, called drivers, which write to driver ports. The E machine releases tasks to an external task scheduler for execution by writing to release ports. Logically, the E machine does not need to distinguish between environment and task ports; they are both input ports, while driver and release ports are output ports of the machine.
A change of value at an input port, say, a sensor port ps, is called an input event. Every input event causes an interrupt that is observed by the E machine and may initiate the execution of E code. Such an event interrupt can be characterized by a predicate called a trigger. For example, p ′ s > ps is a trigger on ps, where p ′ s refers to the current sensor reading, and ps refers to a threshold. In general, a trigger may observe environment and task ports, which we call its trigger ports. Once a trigger is activated it is logically evaluated with every input event; an active trigger is enabled if it evaluates to true. A time trigger is a trigger on an environment (clock) port pc with a predicate p ′ c = pc + δ where pc is the clock port value at the time of the trigger activation, and δ is the number of ticks to wait before the trigger is enabled.
Tasks, drivers, and triggers are functional code that is external to the E machine and must be implemented in some programming language like C. Tasks, drivers, and triggers are given as binary executables to which E code refers through symbolic references. The execution of drivers and tasks is supervised by E code, which monitors input events through triggers. There are three unique E code instructions. In an actual implementation of the E machine, E code also has standard control-flow instructions such as conditional and absolute jumps. A call(d) instruction initiates the execution of a driver d. A driver may provide sensor readings as arguments to a task, or may load task results into actuators, or may provide task results as arguments to other tasks. A driver may read from any port but writes only to driver ports. In favor of a simpler presentation, we assume that a driver has a fixed set of ports on which it operates. A driver executes in logical zero time, i.e., before the next input event can be observed. As the implementation of d is system-level code, the E machine waits until d is finished before interpreting the next instruction of E code. A release(t) instruction 1 releases a task t to run concurrently with other released tasks by emitting a signal to an external task scheduler on the release port of t. Then the E machine proceeds to the next instruction. The task t does not execute before the E machine relinquishes control of the processor to the scheduler. A task is a piece of preemptive, user-level code, which typically implements a computation activity. A task has no internal synchronization points. A task reads from driver ports and computes on task ports. The set of ports on which a task operates is fixed. Each task has a special task port, called completion port, which indicates that the task completed execution. The release instruction itself does not order the execution of tasks. If the E machine runs on top of an operating system, the task scheduler may be implemented by the scheduler of the operating system [9] . An alternative implementation of a task scheduler is the S machine of Section 3. The task scheduler is not under control of the E machine; like the physical environment and the underlying hardware, it is external to the E machine and may or may not be able to satisfy the real-time assumptions of E code. A future(g, a) instruction marks the E code at the address a for execution at some future time instant when the trigger g becomes enabled. In order to handle multiple active triggers, a future instruction puts the trigger-address pair into a trigger queue. With each input event, all triggers in the queue are evaluated in logical zero time. The first pair whose trigger is enabled determines the next actions of the E machine. E Code Example. Fig. 1 shows the topology of the program and a high-level Giotto [8] description of the program timing: we denote ports by bullets, tasks by rectangles, drivers by diamonds, and triggers by circles. Consider the mode m. There are two tasks, both implemented in native code: task t1, and task t2. Task t2 processes input every 10 ms and provides the processed data to task t1. Task t1 processes the date, and writes the result to actuators. Task t1 is executed every 20 ms. The release port p1 of t1 indicates whether t1 has been released to run. Similarly, p2 is the release port of t2. The data communication requires three drivers: a sensor driver ds, which provides the data to task t1; a connection driver di, which provides the result of task t1 to task t2; and an actuator driver da, which loads the result of task t2 into the actuator. The drivers may process the data in simple ways (such as type conversion), as long as their WCETs are negligible. There are two environment ports, namely, a clock pc and the sensor ps; two task ports, one for the result of each task; and three driver ports -the destinations of the three drivers-including the actuator pa. The "actfreq 1" statement in the Giotto program causes the actuator to be updated once every 20 ms; the "taskfreq 2" statement causes the navigation task to be invoked twice every 20 ms; etc. The E code generated by the Giotto compiler [10] is shown in Fig. 2 . The E code consists of two blocks. The block at address a0 is executed at the beginning of a period, say, at 0 ms: it calls the three drivers, which provide data for the tasks and the actuator, then releases the two tasks to the task scheduler, and finally activates a trigger g with address a1. When the block finishes, the trigger queue of the E machine contains the trigger g bound to address a1, and the release ports of the two tasks, t1 and t2, are set to ready. Now the E machine relinquishes control, only to wake up with the next input event that causes the trigger g to evaluate to true. In the meantime, the task scheduler takes over and assigns CPU time to the released tasks according to some scheduling scheme. Fig. 2 shows an execution trace of the E code using an earliest deadline first (EDF) scheduler, which gives priority to tasks with earlier deadlines. The deadlines of the tasks are given as E code annotations [9] in the release instructions (not shown here).
There are two kinds of input events, one for each environment port: clock ticks, and changes in the value of the sensor ps. The trigger g: p ′ c = pc + 10 specifies that the E code at address a1 will be executed after 10 clock ticks. Logically, the E machine wakes up at every input event to evaluate the trigger, finds it to be false, until at 10 ms, the trigger is true. An efficient implementation, of course, wakes up the E machine only when necessary, in this case at 10 ms. The trigger g is now removed from the trigger queue, and the associated a1 block is executed. It calls the sensor driver, which updates a port read by task t2. There are two possible scenarios: the earlier invocation of task t2 may already have completed with a signal on the completion port of t2. In this case, the E code proceeds to release t2 again, and to trigger the a0 block in another 10 ms, at 20 ms. In this way, the entire process repeats every 20 ms. The other scenario at 10 ms has the earlier invocation of task t2 still incomplete, i.e., the completion port of t2 has not yet signaled completion. In this case, the attempt by the sensor driver to overwrite a port read by t2 causes a run-time exception, called time-safety violation. At 20 ms, when ports read by both tasks t1 and t2 are updated, and ports written by both t1 and t2 are read, a time-safety violation occurs unless both tasks have completed. In other words, an execution of the program is time-safe if the scheduler ensures the following: (1) each invocation of task t1 at 20n ms, for n ≥ 0, completes by 20n + 20 ms; (2) each invocation of task t2 at 20n ms completes by 20n + 10 ms; and (3) each invocation of task t2 at 20n + 10 ms completes by 20n + 20 ms. Therefore, a necessary requirement for schedulability is δ1 + 2δ2 < 20, where δ1 is the WCET of task t1, and δ2 is the WCET of t2. If this requirement is satisfied, then a scheduler that gives priority to t2 over t1 guarantees schedulability.
The E code implements the Giotto program correctly only if it is time-safe: during a time-safe execution, the navigation task is executed every 10 ms, the control task every 20 ms, and the dataflow follows Fig. 1 . A schedulable E code program will generate only time-safe executions, and thus the Giotto compiler needs to ensure schedulability when producing E code. In order to ensure this, the compiler needs to know the WCETs of all tasks and drivers (cf., for example, [5] ), as well as the scheduling scheme used by the task scheduler. With this information, schedulability for E code produced from Giotto can be checked. However, for arbitrary E code and platforms, such a check is difficult [10] , and the programmer may have to rely on run-time exception handling.
THE SCHEDULING MACHINE
The S machine [11] is a virtual machine that determines the temporal order of task execution: it interprets S code, which is system-level machine code that dispatches tasks or idles. In the following, we give an overview of the S machine concepts. The S machine reads from three input interfaces to determine a running task. The release of tasks is communicated to the S machine through release ports. The tasks communicate information including their completion to the S machine through task ports. An external clock writes to a clock port that is read by the S machine to time-slice tasks.
The S machine uses timeouts to monitor input events. A timeout is similar to a trigger: it is a predicate over the input ports of the S machine. In particular, we are interested in timeouts of the form p ′ c ≥ pc + δ where pc is the clock port of the S machine. For readability of the code examples, we abbreviate timeouts to the δ value, e.g., 10ms denotes a timeout p ′ c ≥ pc + 10ms. A timeout expires if it evaluates to true. We also consider timeouts of the form release(t) where t is a task: release(t) expires if t is released and has not yet completed.
There are three unique S code instructions. Again, in an actual implementation of the S machine, S code also has standard control-flow instructions such as conditional and absolute jumps. A dispatch(t, m, a) instruction resumes the execution of a released task t until the timeout m expires. There are three outcomes: (1) the S machine proceeds to the next instruction if t has already completed but has not yet been released again, or else, (2) the S machine proceeds to the next instruction when t completes provided t completes before the timeout expires, or else (3) the S machine proceeds to the instruction at the address a when the timeout expires before t completes. An idle(m) instruction makes the S machine idle until the timeout m expires even though there may be released tasks. The S machine proceeds to the next instruction when the timeout expires. A fork(a) instruction marks the S code at the address a for execution in parallel to the S code that follows the instruction. The S code at a is a new S thread of execution. The running thread instances are kept in a thread set from which instances are chosen non-deterministically to execute. If multiple threads dispatch more than a single task at any instant the S machine throws a run-time exception, called time-share violation. We use dispatch(t) to abbreviate dispatch(t, false, a) as well as dispatch(t, m) to abbreviate dispatch(t, m, a), where a is the address of the next instruction.
S Code Examples.
We present several S code examples that schedule the tasks t1 and t2 of Section 2 in different ways. Recall that t1 is released once every 20ms while t2 is released once every 10ms. Fig. 3 shows S code that dispatches t1 and t2 as follows: the S machine starts executing the S code at the address a0 after both tasks have been released for the first time. t2 is dispatched first. When t2 completes, t1 is dispatched. When t1 completes, the S machine idles until t2 is released again. Then t2 is dispatched again until t2 completes at which point the S machine idles until t1 is released again. Then the S machine forks back to the S code at a0. Since there is no S code following the fork(a0) instruction, the current thread is terminated. Even in this case a fork is different than a jump to a0 because, upon forking, the new thread instance is assigned the cur- rent clock value as its reference time for timeouts. This will be explained in more detail below. Fig. 3 shows an execution trace of the S code. The S code guarantees the time-safe execution of the E code in Fig. 2 if both tasks t1 and t2 complete within 10ms, i.e., if the tasks are never preempted by the release of a task. We call S code synchronous if, in any execution of the S code, all released tasks always complete before another task is released. In contrast, the S code in the right column of Fig. 3 allows the task t1 to be preempted by the release of t2, e.g., the E machine, and then the execution of t2 itself. At startup, t2 executes until completion. Then the dispatch(t1, release(t2)) instruction executes t1 until either t1 completes or t2 is released again. If t2 is released before t1 completes, t1 is preempted and the S machine continues executing the S code at the address a1. Here, t2 is dispatched until completion before t1 resumes its execution. If, however, t1 would have completed before t2 was released, the dispatch(t1) instruction following the instruction at a1 would have no effect on t1. The execution trace of the S code corresponds to the execution trace of the E code using an EDF scheduler as shown in Fig. 2 . Thus the S code describes an EDF schedule for the E code. We call S code preemptive if, in any execution of the S code, tasks may be preempted by (1) the release and (2) the execution of other tasks.
The S code in Fig. 4 again allows the task t1 to be preempted by the release of t2 but then resumes the execution of t1 instead of executing t2. If t1 does not complete before t2 is released again, t1 is dispatched resuming its execution before t2 is dispatched. Fig. 4 shows an execution trace of the S code. We call S code non-preemptive if, in any execution of the S code, tasks are at most preempted by the release but not by the execution of other tasks. Synchronous S code is non-preemptive but not vice versa.
In Section 7, we will show experimental evidence that executing E and S code of different classes occurs at different administrative overhead because of scheduling and context switching. It turns out that synchronous S code causes less overhead than the other classes because there is neither dynamic scheduling nor context switching required. However, the drawback of synchronous S code is that (1) tasks have to compute faster than the basic unit of time, i.e., at least as fast as the most-frequent system activity, and (2) system utilization may be poor. At the other end of the spectrum, there is E code using a task scheduler instead of S code. Depending on the scheduler, tasks may be preempted at any time and system utilization may reach 100%, at the cost of scheduling and context switching overhead. Preemptive S code can reduce the overhead because fewer scheduling decisions are made at run-time. However, context switching is still necessary. Non-preemptive S code can reduce the overhead even further because context switching is only necessary between system and tasks but not between tasks. Generating non-preemptive S code, on the other hand, is an NP-hard problem [12, 3] and can thus only be approximated.
INTERACTING E AND S MACHINES
We discuss an implementation of interacting E and S machines. Instead of implementing both machines side-by-side, we propose an implementation that integrates the E and S machine into a single machine, which constitutes the core of the programmable microkernel (Alg. 1). An important aspect of an integrated implementation is to determinize correctly the logical order in which the E and S machine are invoked. For example, logically, the E machine should be invoked before the S machine when an E code trigger is enabled at the same time instant when an S code timeout expires because the E code may release tasks that require immediate scheduling service from the S code. An integrated E and S machine interprets microcode that may consist of E code and S code instructions.
We need the following data structures for the integrated implementation. A system program consists of ports, drivers, tasks, triggers, and timeouts, as well as microcode. A configuration of a system program consists of a system program, a trigger queue, a thread set, a reference time, a running task, and a microcode program counter. Since there are instants at which both the E machine and the S machine must be invoked, event interrupts are evaluated in the following, deterministic order: (1) task completion in the thread instances first, then (2) enabled triggers in the trigger bindings, and finally (3) expired timeouts in the thread instances. There are two motivations for this particular order. (1) before (2): task completion may require special handling, e.g., through driver calls in microcode, prior to executing any other microcode; and (2) before (3): enabled triggers may invoke microcode that releases tasks, which require scheduling service from microcode. Note that the integrated E and S machine may also use a task scheduler to schedule released tasks if there are no thread instances in the thread set in order to support the execution of E code without S code.
The integrated E and S machine uses a microcode interpreter (Alg. 2), which can execute any E and S code. The interpreter implements a straightforward merge of the E and S code interpreters. As a consequence, microcode is in fact more general than interacting E and S code. For example, a thread written in microcode, as opposed to S code, may call drivers, which may actually be useful in practice. However, we have presented E and S code separately because both types of code address equally important but orthogonal aspects of real-time systems. Microcode is an efficient representation of interacting E and S code but generating microcode may still benefit from keeping the logical difference of E and S code in mind.
CAPABILITIES
Semantic structure and predictability are the key properties of microcode that form the foundation of the micro-kernel's capabilities. E and S code address semantically orthogonal issues. E code defines the reactivity of the system with respect to the physical environment while S code defines application task scheduling. Microcode is dynamic in the sense that it can be replaced, modified, extended, and communicated at run-time. Modifying an E code portion of microcode changes the reactive behavior of the system while modifying the S code part changes the scheduling scheme. The semantic structure of microcode enables the analysis and composition of real-time programs on the system level. Microcode does not necessarily replace traditional real-time scheduling technology. Partial microcode can be complemented at run-time, e.g., by a real-time scheduler that either executes application tasks not handled by microcode, or generates the missing microcode on-the-fly. Predictability and composability of microcode enables portability and mobility of real-time programs.
Analyzing Microcode. Microcode is amenable to program and schedulability analysis. There are at least two interesting problems that involve checking schedulability: (1) is some given E code schedulable, i.e., do all tasks released by the E code are schedulable and complete on time, with respect to a given scheduling strategy and WCETs; and (2) does some given S code guarantee the time-safe execution of some given E code and does the S code follow a given scheduling strategy? For general E code with conditional branching, the first problem is difficult but becomes easier if the E code has a particular structure, e.g., is generated from Giotto or simply describes a set of periodic tasks [10] . In this case, the second problem can be solved fast even for non-trivial scheduling schemes such as non-preemptive scheduling [11] . Thus schedulability of E code combined with S code can be verified by the microkernel at run-time, e.g., as part of the integrity check in the idle task. Another interesting problem is to improve schedulability checking using control-sensitive program analysis techniques. Note that a control-insensitive check is a conservative approximation, which may fail on a schedulable program because the check considers program paths that are actually never taken.
Composing
Microcode. An important feature of microcode is its composability. E code may be composed with other E code at compile time, or even at run-time through the trigger queue of the E machine. Logically, the reactive behavior of E code does not change when composed with other E code since E code execution is instantaneous. However, operationally, the instantaneousness of E code execution degrades with the number of E code instructions executed at the same instant. S code may also be composed with other S code at compile time, or at run-time through the thread set. In general, composing E code that uses S code for task scheduling requires regenerating the S code from scratch unless the S code was generated according to a compositional scheduling strategy. For example, if S code components are assigned exclusive time slots in which tasks are dispatched, then the composed S code is time-sharing, i.e., dispatches at most a single task at the same time, provided each S code component is already time-sharing. Thus S code can be used to study and utilize compositional scheduling strategies. The time-triggered architecture [14] offers a similar but hardware-based mechanism to time-share a communication bus that connects a distributed system of computers.
Partial Microcode. If the microkernel has a default task scheduler, then it is not necessary that microcode describes all behaviors of a real-time program. In fact, the microkernel can generate missing microcode at run-time. For example, S code may only dispatch a subset of all tasks. The task scheduler of the microkernel can then either dispatch the rest of the tasks whenever the S code execution completed, or else generate additional S code that dispatches the remaining tasks. Once the additional S code has been generated, it can execute repeatedly without the need for the task scheduler. Besides improved run-time performance, a benefit at design time is that prototypes of microcode can be developed gradually and executed before the code is complete. We have already taken advantage of this feature in the development and testing of the microkernel and the Giotto compiler.
Microcode may also be optimized at run-time based on information only available at run-time. For example, in the spirit of dynamic code optimization at run-time [13] , the microkernel can reduce the number of task preemptions by rearranging S code instructions. We have used this technique for our benchmarks to obtain non-preemptive S code from preemptive S code.
Portable and Mobile Microcode. Portability and mobility of real-time programs are truly as challenging as they are desirable. Here are two examples: embedded systems such as control computers for satellites or power plants, which cannot easily be rebooted, would benefit from portable and mobile real-time code; or the performance of communication devices such as cell phones or network routers could be software-calibrated remotely while speaking or downloading. Predictability and composability of microcode enable portability and mobility. For example, environment-triggered microcode [9] whose triggers only refer to events such as the system clock tick or external signals is portable code as long as schedulability can be guaranteed. It is also mobile code because microcode is represented hardware-independently as byte code with symbolic references to functional code.
MICROKERNEL IMPLEMENTATION
In this section, we discuss the implementation of the programmable microkernel on a StrongARM SA-1110 processor running at 206MHz. We use a motherboard that was designed originally at ETH Zürich as part of a model helicopter project and is now available from weControl, an ETH spin-off company. The implementation is a patch of the custom-designed real-time operating system HelyOS [18] written in Oberon [20] . We have implemented a number of optimizations that exploit features of the processor and the compiler. We discuss the architecture-dependent aspects of the implementation at the end of this section.
Architecture-Independent Implementation
We use the following data structures in the architectureindependent part of the microkernel, which integrates the E and S machine and the microcode interpreter (Alg. 1 and 2). The system state consists of two parts: (1) a system program and its configuration; and (2) a kernel state, which consists of a preempted task, a processor context, and a set of task instances called task set. The running task is preempted when an event interrupt occurs. The proces-sor context is a set of variables that contain the values of all registers of the processor. Typically, the stack and frame pointers as well as the processor status are stored in reserved registers. A task instance consists of a task and a processor context. For efficiency, all sets and queues are implemented by fixed-size arrays. At system startup, a bootstrap program (Alg. 3) initializes the microkernel. To communicate with the microkernel, we use a HelyOS I/O handler bound to an input and an output interrupt that operates on two cyclic buffers: (1) an input buffer that is read by the microkernel and written by the I/O handler when data is received from the host computer (on a serial link); and (2) an output buffer that is written by the microkernel and read by the I/O handler, which sends the content to the host computer. The event interrupt handler of the microkernel (Alg. 5) is bound to the system clock interrupt. When all interrupts are enabled, the special idle task (Alg. 4) is invoked. The idle task only returns when a shutdown command from the host computer was received. Note that during system operation the I/O interrupts remain enabled even when the microkernel is running.
The idle task (Alg. 4) checks in a while loop whether commands from the host computer were received and sends logging information generated by the microkernel and the tasks to the host computer. The idle task may receive microcode from the host, and execute it if it passes an integrity check of opcodes and arguments. The idle switches the system program executed by the microkernel to the received microcode as soon as a safe instant is reached. Here, a safe instant is any instant when all tasks have completed. Other, less trivial choices are possible. Now, suppose that the idle task is running and an event interrupt (system clock tick) occurs. The event interrupt handler (Alg. 5) is invoked, which immediately disables the event interrupts and then saves the registers in the processor context variables. Then the running task is saved as the preempted task before the event loop of the integrated machine checks for microcode to be executed and determines the next running task. If the preempted task is again chosen to be the next running task, the registers are restored from the processor context variables and the handler returns from the interrupt. For this (often frequent) case, we demonstrate below in an architecture-dependent way that saving and restoring the processor context can entirely be avoided.
Architecture-Dependent Optimization
We describe an architecture-dependent optimization that reduces the number of context switches when the microkernel is invoked by an event interrupt. The StrongARM SA-1110 has 16 registers R0-R15 of which R0-R11 are general purpose registers and R12-R15 are reserved for system-specific use such as the stack and frame pointers. A context switch on the StrongARM requires to save all 16 registers to memory and then restore the registers from memory. The processor can operate in six different modes. In our implementation we use three of the six modes: (1) the HelyOS I/O handler runs in the IRQ mode; (2) the microkernel runs in the fast interrupt mode (FIQ); and (3) the tasks (including the idle task) run in the supervisor mode (SVC). The important difference among these modes is that the FIQ mode, unlike the IRQ and SVC modes, has a private set of registers R8-R15 that cover the registers R8-R15 of the other modes when the processor is in the FIQ mode. Thus a context In order to implement the optimization four modifications of our code were required: (1) we modified the Oberon compiler to support a procedure annotation that restricts the choice of registers the compiler can use to compile an annotated procedure; then, (2) we annotated the microkernel and compiled it to machine code that only uses the R8-R15 registers. Most importantly, drivers called by the microkernel are excluded from this restriction because (3) we modified the microcode interpreter to save all 16 registers before a driver is called. This can easily be generalized such that the interpreter distinguishes restricted from unrestricted drivers. Finally, (4) we changed the event interrupt handler (Alg. 5) as follows: we removed the code at the beginning and the end of the handler that saves and restores the registers in the processor context. Then, we inserted the code that saves the registers right before the processor context is needed to update the preempted task instance in the task set. Finally, we inserted the code that restores the registers right after the next running task instance is retrieved from the task set. Now, when an event interrupts occurs, the processor enters the FIQ mode and invokes the event interrupt handler, which first disables the event interrupts. Then, the handler immediately saves the running task as the preempted task and invokes the event loop of the integrated machine without saving any of the registers in the processor context. When the event loop is finished and the next running task and the preempted task are equivalent, the handler immediately returns from the interrupt without the need of restoring any registers. Otherwise, the registers are saved and then restored for the next running task. Fig. 5 shows the performance gain of the optimization. The measurement (A) shows an invocation of the event interrupt handler without the optimization and (B) with the optimization. An invocation begins with the first rising edge and ends with the second falling edge. The time between the two pulses is the time it takes the microkernel to determine in the event loop whether microcode needs to be executed. Here, microcode is not executed. The mean time it takes to go through the event loop with a single trigger binding in the trigger queue and a single thread instance in the thread set is around 2µs in our experiments. The first pulse of (A) shows the time (1.26µs) it takes to set the next timer interrupt and to save the registers. Each pulse includes a 200ns I/O overhead to toggle from zero to one and back, which we exclude in the numbers. Thus the actual execution time of the handler is 400ns shorter than shown in the figure. The second pulse of (A) shows the time (1.05µs) it takes to restore the registers. Thus the minimum execution time to The first pulse of (B) shows the time (0.43µs) it takes to set only the next timer interrupt while the second pulse of (B) shows only the time (200ns) to toggle from zero to one and back. Thus the minimum execution time to handle a timer interrupt with the optimization is 2.43µs. The measurement (C) shows a task completion followed by an invocation of the microkernel that determines a next running task that requires initializing the processor context. The first pulse of (C) shows only the time (200ns) it takes to toggle from zero to one and back while the second pulse of (C) shows the time (0.94µs) it takes to initialize the processor context and load the registers. Thus the minimum time it takes to complete the execution of a task and to determine the next running task (using S code) is 2.94µs. Here, the optimization has no effect.
MICROKERNEL BENCHMARKS
The binary code size of the programmable microkernel is 8kB, which includes the I/O handling code of HelyOS. Thus, due to its small size, the microkernel can even be used on small embedded devices with limited CPU and memory resources. For the benchmarks, the microkernel is invoked at 1kHz. Thus tasks are preempted every 1ms, called the microkernel period. We evaluated the microkernel on four periodic, non-harmonic task sets with 4, 10, 50, and 100 tasks. Each set consists of four equally large task groups with 16.66Hz, 33.33Hz, 50Hz, and 100Hz tasks. The task sets are described by E code. There is an E code block for each instant in the hyperperiod of the task sets at which tasks are released.
Micro-Code Size. Each task set is scheduled using four different methods: (1) an EDF scheduler; (2) preemptive (EDF) S code generated by the EDF scheduler; (3) nonpreemptive (EDF) S code; and (4) preemptive (RM) S code generated by a rate-monotonic (RM) scheduler. We have implemented the EDF scheduler as default task scheduler of the microkernel. The non-preemptive (EDF) S code was generated from the preemptive (EDF) S code by reordering task execution, which was not always possible. The preemptive (RM) S code was generated such that at each instant all tasks are dispatched in the order of decreasing frequencies.
In order to avoid WCET analysis of task code, we generated all S code at run time and implemented the tasks without branching such that the actual execution times are close to the WCETs. The task code consists of integer operations (the StrongARM has no FPU) and I/O operations in order to visualize the task behavior on an oscilloscope. For each task set we used three different task implementations with short, medium, and long execution times. We ran a total of 48 different test cases. For each test, we measured (per invocation of the microkernel): (1) the overall microcode execution time as well as its parts: (2) the E code execution time; (3) the S code execution time; (4) the EDF scheduler execution time. We also measured the total CPU utilization (U) and counted the number of task preemptions (P) per hyperperiod (60ms) as well as the number of S code and E code instructions. For the time measurements, we used the internal 3.6864MHz OS timer of the StrongARM. The test results are summarized in Table 1 , 2, and 3. Fig. 6 shows the microcode size (E code and S code) for 100 tasks that are scheduled according to the four different scheduling methods (the E code is always the same). The preemptive (RM) S code is shorter than the (EDF) S code because the same code is re-used on all phases of the 16.66Hz hyperperiod. The S code statically dispatches each task according to its frequency but independently of its execution time. In other words, tasks may have already completed before they are (unnecessarily) dispatched again.
E code Execution Overhead. Fig. 7 shows E code execution times with respect to the number of tasks released by the E code. Independently of the task scheduling method, the increase of E code execution times is linear in the number of tasks because the number of E code instructions grows in a linear fashion with the number of tasks. The non-linearity shown in Fig. 7 is due to the (fixed) microkernel overhead.
Scheduling Overhead. Fig. 8 shows the scheduling overhead of the microkernel. The EDF scheduler maintains a sorted list to determine the next running task. The S code we consider here, on the other hand, determines the next running task directly through current control locations in S code, which explains the near constant growth. Note that more efficient implementations of our EDF scheduler using multiple lists [21] are possible but do not achieve S code performance. The S code shown here trades space for time although the S code size even for 100 tasks is still small. The preemptive (RM) S code is slower than other S code because the (RM) S code dispatches more often already completed tasks. The execution times of preemptive and nonpreemptive (EDF) S code for 50 and 100 tasks are equivalent since preemptions do not occur in both cases.
System Overhead. Fig. 9 shows the total system overhead in terms of microcode execution times (E code and S code execution times plus the execution time of the EDF scheduler when used). With S code, it is possible to keep the system overhead under 10µs even for 100 tasks.
CPU Utilization. CPU utilization improves with the number of tasks when switching from the EDF scheduler to preemptive (EDF) S code. With 100 tasks, S code performs 35% better than the traditional EDF scheduler (51% utilization versus 78% utilization).
RELATED WORK
After ambiguous first experiences in the early 90's, the microkernel approach now seems to become a successful and mature technology. Several efficient microkernel implementations [16, 1, 2] have demonstrated the advantages of the architecture. These microkernels were developed to be minimal and highly flexible, so that both conventional and nonclassical operating systems can be built or adapted to run on top of them. Moreover, these microkernels support extensibility, customizability, robustness, reliability, fault tolerance, protection, and security. Supported by these demonstrations that the performance and flexibility of microkernelbased systems are usable in practice [7] , we have extended the microkernel idea to the real-time domain. In particular, we have focused on achieving the schedulability, portability, and composability of real-time systems. The core paradigm we introduced for achieving these properties is the separation of reacting (E code) from scheduling (S code). Our microkernel architecture can be thought of as a simple, highly optimized, programmable interrupt handler (E machine), and a programmable scheduler and dispatcher (S machine). There have been other systems that introduce a single, system-wide, programmable event-handler [15, 4] . However, our approach differs by explicitly supporting the composability and predictability of real-time behavior. Composability is the ability to compose different real-time programs (microcode) off-line, and more interestingly, during run-time, while guaranteeing not only the schedulability but also the unchanged behavior of the composite program.
There have been other microkernel investigations for the real-time domain. For example, Real-Time Mach [19] targets distributed real-time operating systems. The RT-Mach approach is built around resource reservation and allocation, in that each application is allowed to use resources only if the global real-time requirements can be guaranteed. Recently RT-Mach ideas have been extended and ported to the Linux/RK system [17] . However, these architectures do address scheduling in system-centric manner. We propose a different solution in which the scheduling and reactivity of the system are decomposed. Consequently we achieve a higher degree of portability and composability, by guaranteeing predictability and schedulability. 
